In an integrated DC-DC converter, voltage spikes are generated during the commutation of the power switches and they may cause the device malfunction if its magnitude is excessive. That occurs when, targeting high efficiency, very fast switching is implemented in a low voltage CMOS process, with higher impact when the converter output current is high. These conditions that cause spikes of significant magnitude, in the order of Volts, are common in modern DC-DC converters for portable equipment powered by batteries. Magnitude limitation of voltage spikes in hard switching converters is a hot research topic and the known solutions are surveyed here. Resonant switches topologies are frequently mentioned as an alternative to overcome voltage spikes in a DC-DC converter, but generally this solution is dismissed in integrated implementations. This paper investigates if the resonant topologies are an effective solution to overcome voltage spikes during the switches commutation in a buck converter. Two buck DC-DC converters using resonant switches are analyzed, namely a QR-ZCS topology and a QSW-ZVS topology. The analysis proceeds in two steps that can be easily applied to other resonant converters. Results show that resonant DC-DC converters also generate voltage spikes which magnitude is sometimes higher than that generated in a hard switching converter, and is superimposed to the overvoltage occurring in the resonant phase. This is an important result since resonant, or soft switching, converters are occasionally mistakenly mentioned as free of voltage spikes.
Introduction
The market of portable electronic equipment powered by batteries is increasing and their users are looking for features at each new equipment that push the design of internal circuits into an engineering challenge. Every buyer of this equipment is looking for extra, or faster, functionalities which increase the total power consumption due to larger internal circuitry or dynamic power. And this leads to the requirement of more efficient circuitry, namely in the power management unit, to increase autonomy without jeopardizing portability, limiting the weight, price and volume impact required by translating the new energy requirements to a simple battery capacity increase. Circuit designers are trying to conciliate these requirements by increasing the number of circuits to be implemented in standard CMOS processes with only low voltage transistors, which are generally optimized for digital circuits and are the cheapest for monolithic integration. Furthermore, the reduction of dynamic power consumption can be achieved by lowering the supply voltage of CMOS circuits and, to maintain the circuit functionality and increase their speed, the technology developments have been minimizing the geometry of CMOS devices, thus reducing their threshold voltage and their intrinsic capacitances. Nowadays, most commercial CMOS processes, besides digital core transistors of 1 V or 1.2 V, only tolerate voltages up to 3.3 V in the input-output (IO) transistors, usually available for interface purposes. The source of power for each internal circuit in a portable electronic equipment is the battery, and generally an energy processor circuit, referred as power management unit (PMU), generates several different voltages values that are appropriate to supply each circuit of a System-on-Chip. For example the PMU of a cell phone is generally connected to a lithium ion battery, whose voltage ranges from 2.7 V to 4.2 V depending on the state of charge, and generates several regulated voltages. Some of these voltages are produced by buck DC-DC converters because they can achieve high energy efficiency which increases the battery autonomy [1, 2] .
Figure-1.a) shows the fundamental topology of a buck DC-DC converter with synchronous rectification, that is also known as hard switching topology. The transistors state (on or off) is asserted by a pulse-width modulation (PWM) subcircuit that outputs two non-overlap signals, G P and G N , aiming to regulate the output voltage, V O , despite the variations of R and V BAT . This subcircuit and the transistors (the switches) can be integrated in a low cost, low voltage CMOS process. A low voltage process also allows the size reduction of external inductors and capacitors, used for filtering, by increasing the switching frequency when compared with other switch implementations. Fig-1.b) shows the current waveform trough each switch, i P and i N , assuming ideal components and that the converter is operating in steady state continuous conduction mode (CCM). It can be noticed the pulse behavior of these signals (the values of V BAT , V O and R are constant), presenting large di/dt in the packaging path, which produce voltage spikes in internal nodes of the converter, when the real components parasitic impedance is taken into account. The spikes generated in CMOS integrated buck DC-DC converters are addressed in this paper that is organized as follows: section 2 describes the internal voltage spikes produced in hard switching integrated buck topologies and surveys solutions to limit the spikes magnitude and their impact. In section 3, resonant converters and their results are analyzed from the voltage spike perspective: two topologies are analyzed the quasiresonant (QR) zero current switching (ZCS) and the quasi-square-wave (QSW) zero voltage switching (ZVS) topology. Section 4 presents the conclusions of this work. 
Hard switching converts
Figure-2.a) shows the converter of Fig-1 .a) added with parasitic interface inductances, L P . The electric paths with fast current variations are those connecting the CMOS switches to the battery. Each path includes a print circuit board (PCB) trace from a battery point to the chip case pin, the pin itself and associated lead frame, and the bonding wires connecting the encapsulated lead frame to the chip pads (die) that coincides with a CMOS switch terminal [3] . The parasitic inductances are distributed along each path and L P represents its overall equivalent value, being much smaller than the external inductance used for filtering. Typical L P values spans from 1 nH to 5 nH (the equivalent parasitic resistance is less than 100 m), depending on the encapsulation and PCB quality. A fast current decrease on i p causes a voltage increase (overshoot) in positive internal supply node PVINI and a symmetrical variation (undershoot) in PGNDI node [4] . The voltage variation in internal supply nodes is mentioned as voltage spike and its polarity is always symmetrical in each node.
Figure-2.b) shows the simplified voltage and current waveforms in the M P switch, the product of those waveforms, and the voltage spikes superimposed at the positive internal supply node. The spike amplitude, |V |, is estimated roughly by (1), which assumes a linear current variation, i, trough L P during a t time.
For example, if L P = 4 nH, then |V | = 2 V is obtained if a 1 A current is commuted linearly from M P to M N during t = 2 ns of M P turning off (D N or M N turns-on). Furthermore, the maximum voltage across M P switch during its on-to-off transition is given by (2) , where V  is the body diode voltage drop; D N is conducting and M N is off when M P is commuting from on-to-off state to avoid any direct current from PVINI to PGNDI (shoot-through).
for an one Ampere current trough D N ). This value of V SDp exceeds V BAT more than twice, and can lead to the converter malfunction, or to the M P breakdown, if the maximum voltage supported by M P , that depends on the CMOS process, is nearly V BAT . It should be noticed that V BAT is the maximum voltage in the circuit shown in Fig-1 .a), because parasitic inductances were neglected. And this mistakenly suggests that the CMOS process for implement M P and M N transistors can be selected to support V BAT as maximum voltage. The buck converter implementation in a low voltage CMOS processes and higher voltage extensions, for some devices, avoids transistors breakdown at expenses of higher design and production costs, because it requires more layout steps to implement the masks for higher voltage extensions [5, 6] .
Switch breakdown is the worst consequence of voltage spikes in power supply nodes. Additionally, the malfunction of internal circuits, like the PWM controller, can also occur due to large noise signal coupling. Consequently, limiting the voltage spike magnitude is advantageous since it increases the converter reliability. Next subsection describes some solutions for this goal.
Limiting the voltage spike magnitude
There are some design and implementation techniques to limit the voltage spike magnitude in a DC-DC converter. These design and implementation techniques are addressed next.
Reduce L P value
Equation (1) shown that the voltage spike magnitude is proportional to L P . Reducing L P is an essential matter, and can be achieved by using high quality packaging and carefully PCB layout (shorter wire bonds, small grid from lead-frame to pin, capacitors at power pins, etc.) [7] . The buck converter designer is almost out of this effort to reduce L P .
Increase mutual inductance
Each switch is connected to a battery terminal through a path containing a parasitic inductance; the physical proximity of these paths induces a mutual inductance, L M , that is omitted in eq.(1). The spike magnitude reduces to
. (i/t) because the current variation in each path is always symmetrical. To implement physical proximity for both paths, the PVINI and PGNDI die pads are placed as close as possible and interlaced if several pads are used for each power node. This effort preserves the converter circuitry but is tricky at chip layout level.
Increase the commutation time, t
To increase the switch commutation time, represented by t at eq. (1), is a well-known solution to limit the voltage spike magnitude [8] . This can be implemented by slowing the transition time of each power transistor gate signal. However, increasing the switch commutation time presents two undesired consequences: one is the lower limit to switching frequency; the other is the reduction of converter efficiency by increasing the transistor power losses, for example, those represented in Fig-2.b) by the v p . i p waveform area. The quantification of these consequences is very dissimilar depending on the implementation of the gate driver circuit preceding each power switch. Two gate driver topologies are discussed next: the conventional or single slope, and the dual slope gate driver.
 Increase t with conventional gate driver -The conventional gate driver circuit is a chain of logic inverters composed by two complementary transistors with escalated size. Fig-3.a) shows the gate driver ideal output waveform during its low to high output voltage transition, which drives M P from on-to-off state. An increase on t is achieved by an increase in t r with severe consequences concerning switching frequency and power losses.
 Increase t with dual slope gate driver -The dual slope gate driver circuit can be implemented by splitting the last inverter transistors of a conventional gate driver. Fig-3.b) shows the gate driver output waveform which drives M P from on-to-off state. An increase on t is achieved by a decrease in t r1 with moderate consequences for switching frequency and power losses, when compared with single slope gate driver [9] . This can be also explained by Fig-4 that shows the i-v output characteristics of M P , superimposed by the operating trajectory during its commutation from on-to-off. Ideally, t r1 is the duration of A-B-C line (the switch current is almost constant), while the C-D-E line takes (t r2 -t r1 ) time to occur. In a single slope gate driver, the A to E trajectory occurs, ideally, at constant speed. A smart dual slope gate driver can adjust t r1 time dynamically to maintain the spike magnitude almost independent of the converter output current [9, 10] .
Use resonant converter topologies
Resonant topologies are frequently mentioned as an alternative solution to overcome voltage spikes in a DC-DC converter. This is addressed in next section.
Resonant converts
Resonant converts, also known as soft-switching DC-DC converters, include additional reactive components to produce sinusoidal signal sections in power switch variables due to resonant transitions. The objective is to conciliate two major goals: a high switching frequency with reduced switching losses in power switches [11] [12] [13] . Resonant converts are frequently point out as an alternative to overcome voltage spikes during switch commutation phases. However, the additional reactive components and the occurrence of overvoltage and/or overcurrent during the resonant phase (voltage and current stress) are the arguments provided to dismiss a resonant topology in an integrated implementation, inhibiting any further investigation about voltage spikes on them. Load resonant and switch resonant are different types of resonant converters and the last ones are the ones analyzed in this section, looking for voltage spikes limitation during switches commutation. Two resonant DC-DC buck converter topologies are analyzed, namely a QR-ZCS and a QSW-ZVS [13] . The analysis proceeds in two steps: ideal components are assumed in the first step and their fundamental waveforms are plotted for one switching period. The second step assumes the existence of parasitic inductances in all paths connecting the chip die to the converter external components (battery, load and reactive components), and looks for the occurrence of fast current variations in these connections. Voltage spikes are assumed to occur when the current variation time in the parasitic inductance is only regulated by the switches commutation time. V BAT and that i p is always higher than 2
Quasi-resonant topology
. I O . It also can be observed that i N presents a fast change at t 3 and due to L P2 and L P3 it produces voltage spikes at both terminals of the M N switch. The voltage spike magnitude is similar to those produced by hard switching converter because the i N change is I O . Consequently, the CMOS integration for this QR-ZCS converter has two main disadvantages: the overvoltage-overcurrent on the switches, and the additional resonant components.
Apparently, the quasi-square-wave (QSW) converters topology should be a better option, because they have a resonant phase occurring without overvoltage. Fig-3 : Gate drivers' ideal output waveforms: a) single slope; b) dual slope. Fig-4 : MP operating trajectory during its on-to-off transition (switch behavior).
Quasi-square-wave topology
Figure-6.a) shows a quasi-square-wave ZVS buck converter topology, where C R and L R are the switch additional reactive elements. Practical implementation occurs with only one inductor because L R is parallel connected with L. It should be mentioned that there is no QSW-ZCS buck topology with only two additional resonant components [13] . Fig-6.b) shows the ZVS-QSW converter with parasitic inductances, L P , connecting the chip die to the external components; and Fig-6.c) shows the simplified waveforms of the circuit with L P inductances neglected. This topology works in discontinuous conduction mode (DCM) with four phases per period. The switches, M P and M N must turn-on respectively at t 1 < t  t 1A and at t 3 < t  t 3A to fulfill with ZVS condition. The maximum current at these switches exceeds 2 .
I o , but the maximum voltage in any component of this resonant topology is V BAT , if the parasitic inductances are neglected, which is similar to a hard switching converter. However, this QSW-ZVS buck topology shows fast current variations at their switches and voltage spikes are produced due to parasitic inductances, namely L P1 and L P3 at t 2 and L P2 and L P3 at t 3 . These spikes magnitudes are higher than in a hard switching converter, due to the resonant overcurrent. The spikes generated at t o and t 1 show reduced magnitude due to smaller current variations. The spikes at t 0 and t 3 can be eliminated by integrating C R in the chip. This can be done with moderate increase on silicon area, since C R can absorb the M N drain-source parasitic capacitance. This resonant topology is the most appellative to an alternative implementation of a hard switching buck converter in CMOS low voltage process: its resonant phase is achieved without overvoltage, and this phase is implemented with only one additional component, that can be either implemented in silicon for low output power converters [14] . However, it only works in DCM and the magnitude of the voltage spikes generated here are higher than those produced in a hard switching converter.
Other resonant topologies
Other resonant converter topologies can be analysed and the magnitude of their voltage spikes compared to a similar hard switching converter. Like the last two examples, this analysis proceeds in two steps: first, explore the converter operation assuming ideal components and trace the current waveforms in the paths connecting the chip die to the external components; second, assume parasitic inductances in these paths, and for each occurrence of a fast current variation compare the voltage spike magnitude with the one in a hard switching topology. Multi-resonant topologies (MR) have been analysed and also the zero voltage transition and zero current transition PWM topologies (ZVT-PWM and ZCT-PWM, also known as resonant topologies using secondary switches) [11] . These topologies present some extra disadvantages for integrated implementations: more than two additional components are needed to achieve or to control the resonant phase; an operation mode with more number of phases per period, which increases the buck controller complexity. Some resonant topologies have main switches free of overvoltage or overcurrent, because that over-quantity is someway transferred to an additional component like a secondary switch. For all resonant topologies analysed so far by the authors, none of them conciliates the resonant phase without overvoltage and inexistence of voltage spike caused by parasitic inductances with fast current variations during switches commutation.
Conclusions
The voltage spikes generated in DC-DC converters can cause circuit malfunctions or device breakdown, especially if switches are implemented in a standard low voltage CMOS process, because the supply voltage of these processes has been reduced trendily and the switching frequency has been increased. Nowadays, the voltage spikes magnitude must be mitigated in those implementations. The major voltage spikes are caused by fast current variation in parasitic inductances buried in each electrical path connecting the chip die to their external components, such as the battery or load paths. This paper presents the analysis of the voltage spikes generated in a DC-DC buck converter with integrated CMOS switches. Two dissimilar circuit implementations were addressed: the hard switching converter and the resonant converter, which itself shows resonant alternatives. In scientific literature, the reduction of voltage spikes magnitude has been mitigated only in hard switching converters, and this paper presents a survey of the fundamental techniques for limiting the voltage spike magnitude. The resonant topologies also known as soft-switching converters are frequently mentioned as a solution to overcome the voltage spikes produced during switches commutation. In other studies, this solution is early dropped out because it requires additional components to achieve a resonant phase and an overvoltage and/or overcurrent occurs during that resonance. This paper analysed two buck resonant converters: a QR-ZCS topology and a QSW-ZVS topology, and pointed out that their voltage spikes magnitude may be greater than those generated in a hard switching DC-DC converter, and being superimposed to the overvoltage that occurs during the resonant phase. Other resonant topologies were shortly analysed here and none of them conciliate a resonant phase without overvoltage with the inexistence of voltage spikes caused by fast current variations through parasitic inductances during switches commutation. This conclusion accelerates to explore the design space of an integrated CMOS DC-DC buck converter, which should be focus on hard switching implementation when the magnitude limit for the voltage spikes is a severe specification. And for this goal a dual slope gate driver seems to be a more feasible solution.
